I. Introduction
VHDL is used as the specification and synthesis language, but the process of transformation is substantially more automated. Specifically, the process of High-level simulation is maintained by the transformation from the level of description into hardware elements being automated. With the Synthesis route, the process of mapping into particular targeted circuit technologies is automated (e.g. Spartan 6E) .The Synthesis process therefore both increases productivity (through automation) and reduces flexibility (by restricting the choice of technology.
II. Behavioral Modeling
The Behavioral Style architecture contains concurrent statements with sections of sequential statements that describe the outputs of the circuit at a discrete moment in time given particular inputs. While similar language constructs are often found in Dataflow and Behavioral style architectures, only the latter explicitly exhibit the notions of time and control. This style describes the functions of the circuit at the algorithmic level. The highest level of abstraction is the behavioral level that describes a system in terms of what it does (or how it behaves) rather than in terms of its components and interconnection between them
III.
ALU Operations: 
Arithmetic Operations
Carry Look Ahead Adder is a faster adder that overcomes the delay of Ripple Carry Adder. ALU can operate addition; subtraction etc. between Ain and Bin input bus.
Logic operations
All basic logic operations are included e.g. XOR, NAND, NOR, AND etc.
Flags Status
Flags are too much important in HDL Designing of ALU. All Flags like Sign, Overflow, Carry, Parity, Auxiliary Carry, and Zero. Flags actually allow us to determine the result of an operation more efficiently e.g. Overflow Flag shows occurrence of overflow condition during an operation.
Comparator
ALU compares the inputs Ain and Bin and results whether Ain>Bin, Ain=Bin or Ain<Bin.
Others
Enable, CLR are other parameters that are used to control the operations of ALU. CLR resets the output to logic 0. If Enable is set to logic 1 the ALU retains the value stored from previous clock cycle. 
IV.
Xilinx Simulation: Simulation of 64 Bit ALU for the Behavioral model has been performed for 1000 nano-seconds (ns). Each Clock cycle has 100 ns rise time and 100 ns fall time. The simulation of 64 Bit ALU(if rising_edge(CLK) and EN=0) generated from Testbench Waveform is given in figure 2.1 and 2.2 below. 
V.
Synthesis and Implementation Report:
Xilinx-ISE v9.1i has generated the Synthesis and Implementation report for the behavioral model of 64 Bit ALU and are given below: 
VI.

Conclusion:
The 64 bit ALU is designed and synthesized using Xilinx ise v9.1i and targeted to Spartan device. The ALU is a major component of the CPU(Central Processing Unit). It performs arithmetic computation such as Addition, Subtraction, Comparator, Overflow and all basic logical operations (AND, OR, NOT, NOR, XOR, XNOR, NAND). We have verified the results obtained from Xilinx ISE Design Suit v9.1i with the theoretical results for all the operations that were performed and found that they match with the theoretical values.
